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 Cyclic Redundancy Check (CRC), code for error detection finds many 
applications in the field of digital communication, data storage, control system 
and data compression. CRC encoding operation is carried out by using a Linear 
Feedback Shift Register (LFSR). Serial implementation of CRC requires more 
clock cycles which is equal to data message length plus generator polynomial 
degree but in parallel implementation of CRC one clock cycle is required if 
a whole data message is applied at a time. In previous work related to parallel 
LFSR, hardware complexity of the architecture reduced using a technique 
named state space transformation. This paper presents detailed explaination of 
search algorithm implementation and technique to find number of XOR gates 
required for different CRC algorithms. This paper presents a searching 
algorithm and new technique to find the number of XOR gates required for 
different CRC algorithms. The comparison between proposed and previous 
architectures shows that the number of XOR gates are reduced for CRC 
algorithms which improve the hardware efficiency. Searching algorithm and 
all the matrix computations have been performed using MATLAB 
simulations. 
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1. INTRODUCTION  
CRC (Cyclic Redundancy Check) is most popular error detection algorithm which is used in digital 
communication, data storage and data compression. Various digital communication standards which use CRC 
code are Asynchronous Transfer mode (ATM), WiMAX (IEEE 802.16) and Wi-Fi (IEEE 802.11).  
CRC algorithm is based on cyclic code which follow two properties that is linearity and cyclic. LFSR is used 
to perform CRC operation [1]. LFSR is an important circuit in field of communication which is used in 
encoders, decoders, cryptography, CDMA and test pattern generator. Two implementation styles of LFSR are 
Fibonacci and Galois [2]. Power dissipation is challenging problem in VLSI field. In order to reduce  
the power consumption of LFSR, various algorithms have been proposed. In [3], Concept of reducing 
transitions in generated test patterns has been used for LFSR. Gated clock approach was used to reduce 
the power consumption. [4]. The switching and testing time in LFSR was reduced in [5] for power consumption 
reduction. There are two Conventional serial LFSR uses Galois implementation for nth order generator 
polynomial as shown in Figure 1. 
There are different types of CRC algorithms available. Each CRC algorithm has predefined generator 
polynomial which is used to generate CRC code. Figure 1 is drawn for generalized case of generator polynomial 
given by the equation G(x)=1+∑gⱼ.sⁱ +sⁿ where i, j varies from 1 to n-1 and n is generator polynomial degree. 
Generator polynomial is different for different types of CRC algorithms. Coefficients of generator polynomial 
are g₀, g₁, g₂ …. gₙ₋₁ in which g₀ and gₙ are always equal to one. 
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Figure 1. Conventional serial modular type LFSR architecture 
 
 
The authors in [6] gave theory behind CRC and designed different hardware and software methods 
for CRC implementation. Parallel CRC implementations based upon mathematical deductions have been 
proposed in [7]. In [8-13], state space representation of serial and parallel LFSR is given. These all architectures 
process the data message of length ‘m’ which is divided into number of blocks of length ‘v’ each where ‘v’ is 
same as the generator polynomial degree (n). State-space similarity transformation and transformation matrix 
have been proposed which is dependent on some vector and exhaustive search was applied for finding 
the vector [10]. 
In [12], parallel architecture for LFSR has been proposed on the basis of transposed serial LFSR which 
reduces hardware complexity as well as critical path delay (CPD). The authors in [13] gave best way to find 
transformation matrix and improved searching algorithm is given to obtain best vector that reduces hardware 
complexity. Parhi [14] and Zhang and Parhi [15] has been proposed BCH encoders high speed architecture. 
For elimination of fan-out bottleneck new approaches have been proposed in [14, 16]. To reduce the effect of 
fan-out authors in [17] has been proposed a two-step method. Pipelining methods have been proposed for high 
speed CRC hardware implementation in [18]. In [19, 20] approaches have been presented that are based on 
software based CRC computation. 
Matrix based formulation have been performed for computation of CRC for the specific case when 
generator polynomial degree is less than the degree of parallelism [16]. For transformation from serial to 
parallel new methods have been described [21] and firstly applied by Patel [22] for CRC calculation.  
For parallelization of computation Look-ahead technique used in [23]. Parallel implementation of CRC 
achieved by using cascading approach [24]. Performance of CRC polynomials generated with Genetic 
algorithms has been evaluated in [25]. Large fan-out effect has been eliminated using new technique based on 
Chinese Remainder Theorem for long BCH codes [26]. In [13], improved search algorithm has been proposed 
which finds the best vector that results in less hardware. This paper presents the implementation and results of 
this search algorithm using MATLAB. Functions such as number of ones calculation, generation of kids from 
parent node, calculation of total number of ones (TN) for each child node in level are used to implement 
the search algorithm. 
The main requirement is to reduce the harware complexity of the design. To solve this problem, 
improved technique is given in this paper to find number of XOR gates for different CRC algorithms. 
This method is based on sharing technique in multiple rows which results in hardware efficient architecture as 
compared to previous one. The remaining paper is organized as follows: In section 2, representation of serial 
and parallel linear feedback shift register is done using state space method, summarizes the technique and 
constraint to obtain transformation (T) matrix which is presented in [13], gives detail regarding implementation 
of search algorithm and explaination of new technique to find number of XOR gates. Section 3 gives analysis 
of comparison between proposed architecture and previous reported parallel architectures and conclusion is 
given in section 4. 
 
 
2. RESEARCH DESIGN 
2.1.  State-space representation of LFSR 
State-space equation of conventional serial LFSR implementation is given as under  
 
Xₙ ₓ ₗ (t+1) = Aₙ ₓ ₙ . Xₙ ₓ ₗ (t) + Bₙ ₓ ₗ . u(t) (1) 
 
where in equation (1), Xₙ ₓ ₗ (t)is (n x 1) order vector and u(t) represent single bit input at time ‘t’ and matrix A 
is in terms of generator polynomial coefficients which is same as the transition matrix in Galois implementation 
of LFSR. A matrix is shown below. 
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B vector is row vector of order n x 1 which is given as: 
B= (gₙ₋₁, gₙ₋₂, ……….,g1,g0)T 
According to equation (1) Xₙ ₓ ₗ (t+2) is given by 
Xₙ ₓ ₗ (t+2) = Aₙ ₓ ₙ . Xₙ ₓ ₗ (t+1) + Bₙ ₓ ₗ . u(t+1) 
Xₙ ₓ ₗ (t+2) = Aₙ ₓ ₙ [ Aₙ ₓ ₙ. Xₙ ₓ ₗ (t) + Bₙ ₓ ₗ . u(t) ]+ Bₙ ₓ ₗ . u(t+1) = A²ₙ ₓ ₙ . Xₙ ₓ ₗ (t) +  
Aₙ ₓ ₙ. Bₙ ₓ ₗ . u(t) + Bₙ ₓ ₗ . u(t+1)   
Similarly, Xₙ ₓ ₗ (t+3), Xₙ ₓ ₗ (t+4) and so on can be found.  
According to all these recursive relations Xₙ ₓ ₗ (t+v) can be given as  
 
Xₙₓₗ(t+v)=Aⱽₙₓₙ.Xₙₓₗ(t)+((Aⱽ⁻¹. B,  . . . A. B, B) ) .[u(t), u(t + 1), u(t + 2) … . u(t + v − 1)]T (2) 
 
Data message length is equal to ‘m’ and ‘v’ is equal to message input which is applied at the time ‘t’.  
So v divides the data message of m length. At time t, parallel input is denoted as Uv(t) and given as u(tv), 
u(tv+1), u(tv+2) .u(tv+v-1)T where t varies from 0,1,2,3,4… ((m/v)-1). (2) can be given as : 
 
Xₙₓₗ(t+v)=Aⱽₙₓₙ.Xₙ ₓ ₗ (t) +  Bv. Uv(t) (3) 
 
where Bv matrix has order n x v. Linear transformation is applied on Xₙ ₓ ₗ (t) to reduce the complexity. 
Transformation matrix used must be a nonsingular matrix. Xₙₓₗ(t) = Tₙₓₙ x X⸆ₙₓₗ(t). Transformed state space 
equation for (3) can be written as: 
 
X⸆ₙₓₗ(t+1) = AvT. X⸆ₙₓₗ(t) + BvT.Uv(t) (4) 
 
where AvT = T⁻¹ .Aⱽ. T and BvT=T⁻¹. Bv 
Table 1 given below represents generator polynomial for different CRC algorithms. Figure 2 shows 
block diagram of parallel LFSR based on state space transformation described by (4). 
 
 
Table 1. Generator polynomial for different CRC algorithm 
S.No. Name of the code Generator Polynomials 
1 CRC-12 s¹² ⊕ s¹¹ ⊕ s³ ⊕ s² ⊕ s ⊕ 1 
2 CRC-16 s¹⁶ ⊕ s¹⁵ ⊕ s² ⊕ 1 
3 CRC-CCITT (SDLC) ¹⁶ ⊕ s¹²  ⊕ s⁵  ⊕ 1 
4 CRC-16 REVERSE s¹⁶ ⊕ s¹⁴ ⊕ s ⊕ 1 
5 SDLC REVERSE s¹⁶ ⊕ s¹¹ ⊕ s⁴ ⊕ 1 
6 CRC-32 s³² ⊕ s²⁶ ⊕ s²³ ⊕ s²² ⊕ s¹⁶ ⊕ s¹² ⊕ s¹¹ ⊕ s¹º ⊕ s⁸ ⊕ s⁷ ⊕ s⁵ ⊕ s⁴ ⊕ s² ⊕ s ⊕ 1 
 
 
 
 
Figure 2. Parallel linear feedback shift register architecture using state-space transformation 
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2.2.  Method to find transformation matrix 
There are many methods to find best transformation matrix. In [10], transformation matrix was 
selected in such a way that would simplify the feedback path complexity but outside the feedback loop, circuit 
complexity increased. This complexity resulted in more hardware cost. In [13], new method was presented to 
find improved transformation matrix and following constraints were followed to find better transformation 
matrix. 
- The transformation matrix T must be non-singular matrix that could satisfy state space transformation. 
- Less number of ones in coupling matrices AvT, BvT and T matrix. Because less number of ones directly 
decide hardware complexity of the circuit in terms of XOR gates. 
- Efficient method to search transformation matrix. 
For transformation matrix, vector V of length n is used. Vector value cannot be equal 
 to 0. Vector MSB must be equal to 1 and other elements of this vector can be 0 or 1. Vector V is defined as V 
= [ 1, v₁, v₂, v₃, ............ vₙ₋ₗ]. T matrix constructed from vector V is given below. 
 
 
 
2.3.  Search algorithm implementation 
This algorithm search for the best vector which gives smallest TN. Total levels in the searching tree 
is equal to number of total bits or equal to generator polynomial degree. The root node in the level 1 is given 
value: [1 0 0…………...0] and child nodes in level n are obtained by replacing 0 with 1 in parent node of level 
(n-1) which means number of child nodes for specific parent node is equal to number of zeros in that parent 
node. Each node in Level n contains n number of ones.  
C program is designed which computes the total number of nodes at each level, since the values 
increases a lot as computation for higher bits is started. So, it is very important to know the total number of 
nodes at each level otherwise CPU may take lots of time to complete the TN calculation and memory 
requirement also increases. So, first step is to compute the total number of nodes at each level and next step is 
to find the value of nodes at each level. To ease the output readability, values are shown in decimal format and 
converted to binary internally for computation of TN. Since output window has limited size in C application, 
so the output is shown for n=3 in Figure 3 and for n=5 in Figure 4. C application was first implemented to find 
total number of nodes and value of nodes at each level and then search algorithm is implemented in MATLAB, 
where saving and handling matrix data is easier as compared to C language. Search algorithm steps are 
described by using flowchart given in Figure 5. MATLAB code structure for search algorithm is shown in 
Figure 6. Description of each function and main code is given below. 
 
 
 
 
Figure 3. Level Output for n=3 
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Figure 4. Level Output for n=5 
 
 
 
 
Figure 5. Flow chart for Search algorithm 
 
 
 
 
Figure 6. MATLAB code structure 
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- Search_Algorithm.m 
This is the main file to get the input in the form of number of bits and ‘M’ value from user.  
It computes the parent node and calculate other elements using functions of MATLAB used in code.  
Final output shows oneT (number of ones in T matrix), oneAvT (number of ones in AvT matrix),  
oneBvT (number of ones in BvT matrix) and TN with its corresponding child nodes and optimal node at each 
level. Array of optimal nodes and node which has smallest value is shown at the end. 
- Kids.m 
This is MATLAB function which takes the input in the form of parent node and number of bits.  
It generates multiple possible child nodes of parent node, saves the same in kid array and returns it to the main 
function. 
- tncalc.m 
This function computes the TN, oneAvT, oneBvT and oneT value from each child node. It takes 
the input in form of child nodes and number of bits. These calculations are based on constant element such as 
A (transition matrix) and B vector which are different according to the CRC algorithm. 
- kids_to_tn_array.m 
This function converts the kid array into tn array using tncalc function. It is required to compute 
the TN value of each child node which helps in computing the optimal node at each level. The process of 
computing optimal node includes calculation of lowest TN value at each level. These optimal values are saved 
in matrix and at the end of code, the lowest value from all optimal values is sorted. Final optimal value location 
is identified in code which helps in finding the corresponding level and the node. 
After calculating best vector which has smallest TN the next way to improve hardware efficiency is 
to find number of XOR gates in the matrices of different CRC algorithm. If number of ones in any row is equal 
to n and n is greater than 1, number of XOR gates needed to perform modulo-2 addition is (n-1) [10].  
If single one is present in any row, then there is no requirement of XOR. XOR gates are calculated based on 
the subexpression sharing technique. In [13], sharing technique is applied between two rows but in the proposed 
method, sharing technique is applied in multiple rows. 
Technique to find number of XOR gates is explained below. Matrices AvT, BvT and T for all CRC 
algorithms are computed using MATLAB and then observe number of ones present in each row and column. 
If number of ones are present at same columns in multiple rows, then number of XOR required for one row are 
shared by other rows. By using this multiple sharing technique, less number of XOR gates are required which 
further reduces hardware complexity over previous architecture [13]. 
 
 
3. RESULTS AND ANALYSIS  
Table 2 shows vector V used, total number of ones and XOR gates required for T, AvT and BvT 
matrices for all CRC algorithms. The comparison is given for previous model [13] and proposed method. 
Number of XOR gates reduced from 53 to 35, 97 to 74, 82 to 77, 90 to 82, 461 to 255 for CRC-12, SDLC, 
CRC-16 Reverse, SDLC Reverse and CRC-16 respectively and percentage reduction in XOR is 33.96%, 
23.71%, 6.09%, 8.88% and 44.68% for above types of CRC. Percentage reduction in XOR is shown in  
Table 2 rightmost column. It is observed that in proposed method number of XOR gate reduced for every type 
of CRC instead of CRC-16. It should be noted that percentage reduction for CRC-32, 44.68% is very high 
means very large reduction in hardware complexity is achieved. Finally, comparison between previous 
architectures done on the basis of AT for frequently referenced generator polynomial given in Table 1. 
Area Time Product (AT) depends on delay element (DE), total no. of XOR and CPD. AT is calculated as: 
 
AT=(1.5 .  DE + XOR). CPD 
 
Table 3 gives the comparison between various architectures and proposed one. For the proposed 
method, number of XOR gates are reduced for every CRC generator polynomial which means AT value is 
reduced for every CRC. Relative value of AT is given in the rightmost column and the value is normalized 
with the proposed one. It is observed that relative value is more than one for all previous architectures except 
for CRC-16. All computations are based on the assumption that the level of parallelism ‘v’ is same as  
the generator polynomial degree. 
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Table 2. Comparison of paper [13] with the proposed one in terms of no. of ones 
and XOR for T, AvT and BvT matrices  
Name of the code 
 
Algorithm Vector b₂⋆ 
Vector  V 
AvT 
1    XOR 
BvT 
1     XOR 
T 
1     XOR 
Total 
TN   XOR 
%age 
Reduction in XOR 
CRC-12 [13] 
Proposed 
[0xA01] 29      19 
29      13 
25        17 
25        11 
23         5 
23         11 
77       53 
77       35 
33.96% 
CRC-16 [13] 
Proposed 
[0xC001] 35      23 
35      16 
33         15 
33         15 
32          6 
32         16 
100       60 
100       63 
No reduction 
CRC-CCITT (SDLC) [13] 
Proposed 
[0x8408] 88      46 
88      26 
45         25 
45         17 
31         10 
31         15 
164       97 
164       74 
23.71% 
CRC-16 REVERSE [13] 
Proposed 
[0xC002] 154    32 
154    29 
73         19 
73         15 
33         15 
33         17 
260       82 
260       77 
6.09% 
SDLC REVERSE [13] 
Proposed 
[0x8810] 84      41 
84      34 
38         20 
38         15 
33         13 
33         17 
155        90 
155        82 
8.88% 
CRC-32 [13] 
Proposed 
[0x80000212] 414    221 
414    107 
425       198 
425       99 
49        10 
49        17 
888       461 
888       255 
44.68% 
 
 
Table 3. Several architectures comparison in terms of AT  
Name of the code Algorithm XOR DE CPD AT 
CRC-12 [11] 109 36 5 815 (2.86) 
[12] 103 24 4 556 (1.95 
[13] 53 24 4 356 (1.25) 
Proposed 35 24 4 284 (1.00) 
CRC-16 [11] 113 50 5 940 (1.69) 
[12] 94 32 5 710 (1.27) 
[13] 60 32 5 540 (0.97) 
Proposed 63 32 5 555 (1.00) 
CRC-CCITT (SDLC) [11] 139 50 5 1070 (2.92) 
[12] 97 32 3 435 (1.18) 
[13] 97 32 3 435 (1.18) 
Proposed 74 32 3 366 (1.00) 
CRC-16 REVERSE [11] 126 50 5 1005 (2.01) 
[12] 82 32 4 520 (1.04) 
[13] 82 32 4 520 (1.04) 
Proposed 77 32 4 500 (1.00) 
SDLC REVERSE [11] 127 50 5 1010 (1.94) 
[12] 90 32 4 552 (1.06) 
[13] 90 32 4 552 (1.06) 
Proposed 82 32 4 520 (1.00) 
CRC-32 [11] 794 96 5 4690 (2.67) 
[12] 675 64 5 3855 (2.19) 
[13] 461 64 5 2785 (1.58) 
Proposed 255 64 5 1755 (1.00) 
 
 
4. CONCLUSION  
This paper presented a new method to find number of XOR gates in transformation and coupling 
matrices for generator polynomial of different types of CRC. Implementation details of search algorithm are 
given. Based upon this new improved method of finding XOR, the proposed method achieve smaller AT as 
compared to previous architectures. Reduced AT value means parallel architecture of less hardware complexity 
is obtained. 
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